Memori akses acak statik: Perbedaan antara revisi

Konten dihapus Konten ditambahkan
Wic2020 (bicara | kontrib)
k Suntingan 222.124.228.64 (Pembicaraan) dikembalikan ke versi terakhir oleh IBejo
Baris 23:
*[[CMOS]] (jenis paling umum)
 
=== Berdasarkan fungsi ===
Sram adaia
*Asynchronous (independent of clock frequency, data-in and data out are controlled
by address transistion).
*Synchronous (all timings are initiated by the clock rise/fall time. Address, data-in
and other control signals are associated with the clock signals) .
 
<!--
== Applications ==
Fast SRAM is faster than DRAM and is used where speed is the most important requirement, as in the [[CPU cache|cache]] of a [[Central processing unit|CPU]] and in [[digital signal processing]] [[circuit]]s. Slow, low-capacity SRAMs are used where low power consumption and low cost are the most important requirements, as in battery-powered backup RAM. SRAM is less dense than DRAM (fewer bits per unit area) and is therefore not suitable for high-capacity, low-cost applications such as [[Personal computer|PC]] [[extended memory]].
 
The [[Electric power|power]] consumption of SRAM varies widely depending on its speed. Fast SRAM is much more power-hungry than DRAM, and some [[integrated circuit|IC]]s can consume power of the order of a [[watt]] at full speed. Slow SRAM, such as the [[battery (electricity)|battery]]-powered "CMOS" RAM on PC motherboards, can have a very low power consumption, in the region of a microwatt.
 
== SRAM for hobbyists ==
 
Another current role for SRAM is that it is significantly easier to work with at the hobbyist level than [[DRAM]]. There is no need to deal with the refresh cycles of DRAM, and the address and signal pins are separate rather than multiplexed. Therefore the chip has a very straightforward pin-out: power, ground, some address pins, some data pins, and three control pins "write enable", "chip enable" and "output enable". "Chip enable" is for use in systems containing multiple SRAM chips; a [[demultiplexer]], such as a 74LS154, converts some upper bits of the address into a chip-enable for one of sixteen chips.
 
To write to the chip, the address is presented on the address pins and the desired data on the data pins, then the appropriate chip-enable is set, and then the write-enable. To read from it, the controller first presents the address, then the chip-enable, then the output-enable.
-->
 
<!-- interwiki -->
 
[[Kategori:Memori komputer]]
[[Kategori:Elektronika digital]]
 
[[en:Static random access memory]]
[[es:SRAM]]
[[fi:SRAM]]
[[fr:Static Random Access Memory]]
[[hr:SRAM]]
[[it:SRAM]]
[[ja:Static Random Access Memory]]
[[pl:SRAM (pamięci komputerowe)]]
[[pt:SRAM]]
[[sk:SRAM]]
[[sv:SRAM]]
[[tr:SRAM]]
[[zh:SRAM]]